Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the Specification.

Listing of Claims:

1. (Currently Amended) A video signal data conversion system comprising:

a first node and a second node in which one of the first node and the second node on an IEEE1394 bus serves as a cycle master,

the first node having a DV data processing unit configured to transmit first a DV video signal image data to the second node via the IEEE1394 bus at a transfer rate synchronized with a cycle start packet output from the cycle master,

the second node having a data conversion unit configured to receive the first <u>DV video</u> signal image data from the DV data processing unit of the first node via the IEEE1394 bus, convert the first <u>DV video signal</u> image data to a second <u>video signal</u>, and image data by synchronizing <u>output</u> the second <u>video signal</u> image data generated by conversion of the first <u>DV video signal</u> image data in the second node <u>in synchronism</u> with an external reference signal from the second node to output the second image data via the data conversion unit,

an external synchronizing signal receiver for receiving the external reference signal provided on at least one of the first and second nodes, and

a synchronization adjustment unit for synchronizing a frequency of the cycle start packet output from the cycle master with a frequency of the external reference signal received by the external synchronizing signal receiver, by carrying out feedback control of a clock source frequency of the cycle master using the external reference signal, such that the transfer of the first DV video signal to the second node is synchronized with the output of the second video signal from the second node.

Amdt date January 30, 2012

Reply to Office action of October 27, 2011

2. (Currently Amended) The <u>video signal</u> data conversion system according to claim 1, wherein the first image data is a video signal in DV format and the second <u>video signal</u> image

data is an analog video signal or SDI video signal.

3. (Currently Amended) The video signal data conversion system according to claim 1,

wherein the first node serves as the cycle master for data transfer.

4. (Currently Amended) The video signal data-conversion system according to claim 1,

wherein

the second node comprises a second synchronization adjustment unit,

the frequency of the cycle start packet is linked with the frequency of the reference signal

by the synchronization adjustment unit of the node that serves as the cycle master.

5-12. (Cancelled).

13. (Currently Amended) The video signal data conversion system according to claim 1,

wherein the first node is hardware comprising an 13940HCI compliant IEEE1394 interface for

outputting a video signal in DV format as first the DV video signal data, and the second node is

data conversion hardware for outputting an analog video signal or SDI video signal as the second

video signal data.

14. (Currently Amended) The video signal data conversion system according to claim 1,

wherein the second node comprises the external synchronizing signal receiver and

synchronization adjustment unit, and serves as the cycle master for data transfer.

15. (Currently Amended) The video signal data conversion system according to claim 1,

wherein the first node comprises the synchronization adjustment unit, the second node comprises

LA/574116.1

3

Appln No. 10/595,168 Amdt date January 30, 2012 Reply to Office action of October 27, 2011

the external synchronizing signal receiver and synchronization adjustment unit, and the cycle start packet frequency is synchronized with the frequency of the external reference signal received by the external synchronizing signal receiver by means of the synchronization adjustment unit of the node that serves as the cycle master.

- 16. (Currently Amended) The <u>video signal</u> data-conversion system according to claim 15, wherein when the first node serves as <u>the</u> cycle master, the external reference signal received by the external synchronizing signal receiver of the second node is transmitted from the second node to the first node by asynchronous transfer of an IEEE 1394 interface.
- 17. (Currently Amended) The <u>video signal</u> data conversion system according to claim 15, comprising a dedicated synchronization signal line for transmitting the external reference signal received by the external synchronizing signal receiver of the second node from the second node to the first node when the first node serves as the cycle master.
- 18. (Currently Amended) The <u>video signal data</u> conversion system according to claim 1, wherein the first node comprises the external synchronizing signal receiver and synchronization adjustment unit, and serves as <u>the</u> cycle master for data transfer.
- 19. (Currently Amended) The <u>video signal</u> data conversion system according to claim 1, wherein one of the first node and the second node serves as the cycle master and the other of the first node and the second node includes the synchronization adjustment unit.
- 20. (Currently Amended) The <u>video signal</u> data conversion system comprising:

a first node and a second node in which one of the first node and the second node on an IEEE1394 bus serves as a cycle master, the first node having a DV data processing unit configured to transmit first a DV video signal image data to the second node via the IEEE1394

Appln No. 10/595,168 Amdt date January 30, 2012 Reply to Office action of October 27, 2011

bus at a transfer rate synchronized with a cycle start packet output from the cycle master, the second node having a data conversion unit configured to receive the first DV video signal image data from the DV data processing unit of the first node via the IEEE1394 bus, convert the first DV video signal image data to a second video signal, and image data by synchronizing output the second video signal image data generated by conversion of the first DV video signal image data in the second node in synchronism with an external reference signal from the second node to output the second image data via the data conversion unit,

an external synchronizing signal receiver for receiving the external reference signal provided on at least one of the first and second nodes, and

a synchronization adjustment unit for synchronizing a frequency of the cycle start packet output from the cycle master with a frequency of the external reference signal received by the external synchronizing signal receiver, by carrying out feedback control of a clock source frequency of the cycle master using the external reference signal, such that the transfer of the first DV video signal to the second node is synchronized with the output of the second video signal from the second node,

wherein the first video signal is a video signal in DV format and the second video signal is an analog video signal.

21. (Currently Amended) The <u>video signal</u> data-conversion system comprising:

a first node and a second node in which one of the first node and the second node on an IEEE1394 bus serves as a cycle master, the first node having a DV data processing unit configured to transmit first a DV video signal image data to the second node via the IEEE1394 bus at a transfer rate synchronized with a cycle start packet output from the cycle master, the second node having a data conversion unit configured to receive the first DV video signal image data from the DV data processing unit of the first node via the IEEE1394 bus, convert the first DV video signal image data to a second video signal, and image data by synchronizing output the second video signal image data generated by conversion of the first DV video signal image

Appln No. 10/595,168 Amdt date January 30, 2012 Reply to Office action of October 27, 2011

data in the second node <u>in synchronism</u> with an external reference signal <u>provided on at least one</u> of the first and second nodes the second node to output the second image data via the data conversion unit,

an external synchronizing signal receiver for receiving the external reference signal provided on at least one of the first and second nodes, and

a synchronization adjustment unit for synchronizing a frequency of the cycle start packet output from the cycle master with a frequency of the external reference signal received by the external synchronizing signal receiver, by carrying out feedback control of a clock source frequency of the cycle master using the external reference signal, such that the transfer of the first DV video signal to the second node is synchronized with the output of the second video signal,

wherein the first digital image data is a first video signal in DV format and the second digital video signal image data is a second video signal in SDI format.